Abstract-A CMOS low-power low-voltage integrated circuit is presented which is designed for implementing a synapse in artificial neural network. A current-input current-output analog multiplier is used for performing inner product between the inputs signals. Simulation results with 1 V power supply using HSPICE show the functionality of the proposed circuit for implementing a synapse in any artificial neural network
I. INTRODUCTION
ardware implementations of ANN's are becoming more and more popular recently and one can indicate many examples of successful applications of such ANN's in practice. One reason for the interests in hardware implemented ANN's is because they can be faster compared to the software ones. Another is that they can consume less power and exhibit a higher level of intelligence.
The hardware implementation of intelligent self-learning ANN's is still a big challenge. A lot of conditions must be fulfilled and problems solved yet to achieve this goal. First, proper low power electronics must be worked out to realize basic operations required in the ANN's. Second, signals transmitted between neurons must be voltages, in order to avoid power losses in conductive paths. Since summation of currents is much easier to implement than summation of voltages, synapses should operate in a transconductance and neurons in a current mode. Moreover, information about the synapse weight should be storied within a chip, and analog memories seem to be best for this purpose [1] - [5] .
Recently, analog multipliers have found use in the area of artificial neural networks. . Although high linearity is the prime issue for the multipliers in conventional applications like modulation, demodulation, and frequency translation etc., neural systems require their multipliers to be small and have low power consumption [6] - [7] .
In this paper, a compact CMOS analog multiplier for neural networks is proposed. The circuit is designed to have the symmetrical structure resulting in low harmonic distortion.
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The proposed circuit operates under the supply voltage of ± 1V which make it suitable for low-voltage application and consume very low power in compare with previous proposals. The circuit can operate at high frequency (f-3db = 1.74 GHz) mainly due to the fact that lower parasitic capacitance seen from input node to ground. Additionally, the proposed multiplier is free from the body effect because the sources and gates of the input cell transistors are connected the ground.
II. THE PROPOSED LOW-VOLTAGE SYNAPSE
The computation of inner product between input signal and the local interconnection weight is called synapse and is mostly done by using an analog multiplier. [1] a new low voltage low power four quadrant analog multiplier as a synapse is proposed. Since the output of a synapse is current, the outputs of all synapses can be summed at a single node of circuit.
The current multiplier circuit is designed based on the basic cell shown in Fig.1 Where the relationship between the input current, Iin, and the output current, Iout, are quadratic. [8] The quadratic cell consists of Mn and Mp which both of them are biased to operate at triode region and Mc which operate at saturation region.
If Mn and Mp have same transconductance and it can be easily shown that 
A As seen, quadratic cell results in the output current in quadratic relation with the drain currents of transistors. Fig.2 shows the proposed four quadrant current multiplier circuit. The circuit consists of four quadratic Cells. The input currents of the multiplier are the sum of currents IX and IY and the difference of the input currents IX and IY. By using quadratic relationship between the input and output currents as derived in (3), one can find the output currents IO1 and IO2 as
The output current of the four quadrant current multiplier I out is the difference between IO1 and IO2 and given by (6) As seen, output current I out in (6) is equal to the multiplication of the currents I X and I Y with the Multiplication gain factor determined by the transconductance parameter K and the supply dependent Parameter a which make it suitable for implementing a synapse.
The proposed multiplier is suitable for designing the Hamming neural network. Hamming neural network is a maximum likelihood classifier network that can be used to determine which of the several exemplar vectors are the most similar to an input vector. Fig.3 shows the structure of the network.
[1] Fig. 3 The structure of the Hamming Neural network III. SIMULATION RESULT A multiplier was laid out in standard 0.35µm CMOS technology .Post layout simulation from extracted circuit were performed for a ± 1 V supply using HSPICE and level 49 parameters (BSIM3V3). In this paper, a low-voltage artificial neuron is proposed. The proposed artificial neuron is based on low-voltage highFrequency current multiplier. The current multiplier is designed to have symmetrical structure. The circuit can operate at high frequency (f -3db=1.74 GHz) and the power dissipation is 0.85 mW. 
